A 15-b l-Msample/s Digitally Self-Calibrated Pipeline ADC
نویسندگان
چکیده
A 15-b l-Msample/s digitally self-calibrated pipeline analog-to-digital converter (ADC) is presented. A radix 1.93, 1 b per stage design is employed. The digital self-calibration accounts for capacitor mismatch, comparator offset, charge injection, finite op-amp gain, and capacitor nonlinearity contributing to DNL. A THD of –90 dB was measured with a 9.8756-kHz sine-wave input. The DNL was measured to be within +0.25 LSB at 15 b, and the INL was measured to be within +1.25 LSB at 15 b. The die area is 9.3 mm x 8.3 mm and operates on +4-V power supply with 1.8-W power dissipation. The ADC is fabricated in an 11-V, 4-GHz, 2.4-pm BiCMOS process.
منابع مشابه
A 2.5V 10b 120 MSample/s CMOS Pipelined ADC with high SFDR
A 10b multibit-per-stage pipelined ADC incorporating merged-capacitor switching (MCS) technique achieves better than 53 dB SNDR at 120 MSample/s and 54 dB SNDR and 68 dB SFDR for input frequencies up to Nyquist at 100 MSample/s. The measured DNL and INL are ±0.40 LSB and ±0.48 LSB, respectively. The ADC fabricated in a 0.25 μm CMOS occupies 3.6 mm active die area and consumes 208 mW under a 2.5...
متن کاملIsscc 93 / Session 4 / Data Comversion / Paper Wp 4.2 Wp 4.2: a 15b 1mds Digitally Self-calibrated Pipeline Adc'
Unlike analog calibration, digital calibration alone does not correct or create analog decision levels. Therefore, the uncalibrated ADC must provide decision levels spaced no greater than lLSB at the intended resolution. In lb/stage pipeline ADCs with nominal gain of 2, missing decision levels result when the input of any stage exceeds full scale due to capacitor mismatch, capacitor non-lineari...
متن کاملAn 8-b 20-Msample/s Pipelined A/D Converter in 0.5-μm CMOS with 7.8 ENOB
This paper presents an 8-b 20-Msample/s pipelined analog-to-digital converter (ADC) designed in 0.5-μm CMOS technology. On first silicon this converter achieved 7.8 effective-number-of-bits (ENOB), a peak differential-non-linearity (DNL) of -0.36LSB and integralnon-linearity (INL) of 0.35LSB.
متن کاملA 12-bit 50M samples/s digitally self-calibrated pipelined ADC
This thesis describes the different aspects of the design and implementation of a I2-bit 50M samplesjs pipelined non-binary radix 1.9 analog-to-digital converter. The converter architecture is made up of 14 stages with an interstage gain of 1.9 (non-binary radix). Each stage is made of one fully differential sample-and-hold amplifier (SHA), a I-bit sub-ADC (basically one comparator) and a I-bit...
متن کاملA 12-bit 20-MS/s Pipelined ADC with Nested Digital Background Calibration*
A 12-b 20-MS/s pipelined ADC is calibrated using an algorithmic ADC, which is itself calibrated. With background calibration, the peak SNDR and SFDR of the pipeline are 70.8 dB and 93.3 dB, respectively. The total power dissipation is 254 mW from 3.3 V. The active area is 7.5 mm in 0.35 m CMOS.
متن کاملذخیره در منابع من
با ذخیره ی این منبع در منابع من، دسترسی به آن را برای استفاده های بعدی آسان تر کنید
عنوان ژورنال:
دوره شماره
صفحات -
تاریخ انتشار 1993